Abstract-A new twins constraint for maximum transition run (MTR) codes is introduced to eliminate quasi-catastrophic error propagation in sequence detectors for generalized partial response channels with spectral nulls both at dc and at the Nyquist frequency. Two variants of the twins constraint that depend on whether the generalized partial response detector trellis is unconstrained or -constrained are studied. Deterministic finite-state transition diagrams that present the twins constraint are specified, and the capacity of the new class of MTR constraints is computed. The connection between ( ) constraints and MTR( ) constraints is clarified. Code design methodologies that are based on look-ahead coding in combination with violation detection/substitution as well as on state splitting are used to obtain several specific constructions of high-rate MTR codes.
I. INTRODUCTION
T HE THEORETICAL foundation of coding for input-constrained channels, also known as modulation coding, was established in Shannon's classic study of discrete noiseless channels [1] . Among the various methods for constructing efficient modulation codes that have been developed in the past 50 years, the state-splitting algorithm of Adler et al. [2] provides a systematic and mathematically rigorous approach to designing finite-state encoders and sliding-block decoders for finite-type constrained systems. In practice, however, all approaches to code construction including state splitting and others such as look-ahead coding require that the right choices be made during the code construction procedure in order to obtain good codes. For an extensive discussion of the large body of work on modulation coding, the reader is referred to [3] .
Peak detection systems employing runlength-limited (RLL) ( ) constrained codes are predominant in digital magnetic storage at low densities. RLL( ) codes reduce the effects of pulse interference and prevent the loss of clock synchronization. Rate-2/3 RLL(1,7) and rate-1/2 RLL(2,7) codes have been widely used in the digital recording industry [3] . At mod-erate storage densities, the introduction of partial response maximum-likelihood sequence detection (PRML) (see [4] and references therein) requires a different class of constrained codes. This class of codes, collectively known as PRML( ) codes, facilitates timing recovery and gain control, and limits the path memory length of the sequence detector, and therefore the decoding delay, without significant degradation of detector performance. The most widely used code rates in the industry have been 8/9 [5] and 16/17 [6] . In general, high code rates and small error bursts at the modulation decoder output are desirable in order to minimize performance degradation due to rate loss and error propagation at the modulation decoder.
More recently, maximum transition run (MTR) ( ) codes have been introduced by Moon and Brickner to provide coding gain for extended partial response channels [7] . The maximum possible code rate for the original MTR( ) constraints was less than 8/9, leading to an unacceptable loss of performance due to the low code rate. Time-varying MTR constraints permit the design of higher rate MTR codes at the expense of incorporating the -constraint into the 8-or 16-state detector, i.e., by implementing a time-varying trellis in the sequence detector. The rates of the codes that have been designed to satisfy time-varying MTR constraints are 8/9 [8] and higher [9] , [10] . These various classes of MTR codes increase the minimum Euclidean distance in the sequence detector by eliminating the dominant error events and are therefore known as distance-enhancing codes. In general, the performance-enhancing features of the class of high-rate MTR codes render them more attractive than conventional ( ) codes. Ultimately, the coding gain of an MTR code is determined by the tradeoff among various factors such as rate loss, error propagation at the MTR decoder, and performance-improving properties of the MTR code.
In this paper, we focus on MTR codes that also have constraints to aid timing recovery and gain control, as well as to limit quasi-catastrophic error propagation in the sequence detector. In particular, we develop a framework for analyzing quasi-catastrophic error propagation in the context of MTR codes. For this purpose, we introduce an additional constraint that applies to all classes of MTR codes. We refer to this new class of constraints as the twins constraint. The definition of the twins constraint presupposes knowledge of the detector trellis. Two cases of sequence detection are considered: first, detection on an unconstrained trellis similar to the detection configuration in the case of ( ) codes, and second, detection on a -constrained trellis that may be time-varying. In both cases, the exhaustive presentation of the twins constraint Conventional ( ) codes and MTR codes have been discussed separately in the literature, but no connection has been made between them. We show that ( ) codes are intimately related to MTR codes. Specifically, we demonstrate that precoded ( ) constraints are a subclass of precoded MTR constraints. This relationship allows an alternative code construction methodology for ( ) codes that is based on employing a different precoder, namely, the precoder used by MTR codes.
Finally, we present constructions of several high-rate efficient MTR codes having a variety of special properties. Two code design methodologies are employed. The first one, look-ahead coding in combination with violation detection/substitution, is a method that gives a great deal of freedom to the code designer and can lead to good codes if the code designer makes judicious choices. The second one involves the state-splitting algorithm and is based on the mathematical discipline of symbolic dynamics. For an introduction into symbolic dynamics, the reader is referred to the textbook [11] .
The paper is organized as follows. In Section II, we describe the recording system model, emphasizing modulation coding, generalized partial response shaping, and detection. In Section III, we characterize the sequences that must be eliminated in order to limit quasi-catastrophic error propagation when an MTR code is used on a generalized partial response channel. In Section IV, we make some general remarks about computing capacity for constraints that simultaneously satisfy MTR constraints, facilitate timing recovery, and limit quasi-catastrophic error propagation. We also present tables of the capacities of such constraints. In Section V, we establish a connection between the standard PRML( ) constraints and MTR constraints; in particular, we show how any ( ) constraint can be regarded as a special kind of MTR constraint. In Section VI, we provide several constructions of specific MTR codes using block coding and look-ahead coding techniques. In Section VII, we give constructions of specific MTR codes using the state-splitting technique. Finally, Section VIII contains a summary of the main results and conclusions.
II. CONSTRAINTS FOR RECORDING CHANNELS

A. Recording System Model
The communications model of the recording system considered in this paper is shown in Fig. 1 . This model can also be regarded as the recording chain seen by an outer Reed-Solomon (RS) encoder/decoder. The input sequence to the modulation encoder is a binary sequence denoted , where
. Although the inputs to the recording system are usually RS-encoded, we follow convention and assume that there are no constraints on these inputs; so the allowable input sequences are drawn from the set of all possible binary sequences. The modulation encoder generates binary sequences that satisfy a desired constraint, such as PRML( ) constraints [4] - [6] , [12] or MTR constraints [7] - [9] , [13] - [16] . The modulation encoder is followed by a precoder of the form (in the MTR case) or (in the ( ) case). The output of the precoder is then mapped into two-level channel input sequences , where and denotes the set of all possible channel input sequences. In the following the set of all bipolar sequences over the alphabet, is denoted . The generalized partial response channel characterized by the polynomial , where is the channel memory and are real coefficients, models a chain of signal-processing functions in disk drives, including write precompensation, write driver, magnetic read/write process, preamplifier, automatic gain control, low-pass filtering, sampling, equalization, and noise whitening. In particular, we will consider the important class of channel polynomials of the form , where , is an approximation of a predictor filter and is assumed to have no roots on the unit circle [17] . In this case, the output of the partial response channel is , and the noise at the input to the detector can be approximated by an additive white Gaussian noise (AWGN) source, provided that the equalizer and the predictor filter are sufficiently long [17] . This class of generalized partial response channel polynomials is significant in practice and, when combined with sequence detection, gives rise to noise-predictive maximum-likelihood (NPML) systems [18] , [19] .
The Viterbi detector in Fig. 1 performs maximum-likelihood sequence detection on the generalized partial response trellis and provides an estimate of the channel input sequence , where is the set of possible output sequences of the Viterbi detector; contains , and typically, is a proper subset of . The detector is followed by the inverse precoder of the form ( ) (in the MTR case) or ( ) (in the ( ) case). Finally, the modulation decoder delivers an estimate of the recorded binary sequence . Two types of detector trellises will be considered: unconstrained trellis, which is the standard -state generalized partial response trellis (here, ) and constrained trellis, where some edges or states are deleted from the standard trellis and the trellis may be time varying (here, incorporates certain constraints of the modulation code). As the precoder is invertible, the set of all possible sequences at the output of the inverse precoder will satisfy for unconstrained trellises and for constrained trellises. In particular, may differ from .
The modulation code and the detector trellis are often designed jointly in order to improve performance. For example, the MTR constraint, denoted or MTR( ), limits the number of consecutive ones to . Equivalently, at the partial response channel input, the maximum runlength of alternating and symbols is ; we denote this associated constraint by
. If the code constraint is incorporated into the detector, then the Viterbi detection process can yield coding gain (at least for some partial response targets [7] ). As an added benefit, there can be a reduction in complexity of the Viterbi detector: it can be shown that for and , the ( )-constrained generalized partial response trellis has 14 detector states instead of 16 [7] , [13] and 26 detector states instead of 32, respectively. In both cases, the set of sequences at the output of the Viterbi detector will be the bipolar sequences , and the set of sequences at the output of the inverse precoder will be .
B. Undesired Sequences
The issue of undesired sequences at the input to a partial response recording channel has received a great deal of attention in the past, especially in connection with PRML detection. For example, a string of consecutive ones at the input to the precoder requires the write head to switch so fast that it may not be able to saturate the medium; thus, an MTR constraint is useful for eliminating undesired sequences (in addition to the benefits of enhanced coding gain and decreased complexity, mentioned in the previous section). As another example, the presence of a long string of zeros at the partial response channel output can degrade the tracking performance of the timing and gain control loops [4] . In addition, a long string of zeros in the subsequence of even bit positions (or the subsequence of odd bit positions) can require a long path memory for the sequence detector in order to avoid significant performance degradation. Lucid treatments of these issues in connection with partial response channels of the form can be found in [3] , [15] , and [20] . It can readily be seen that the same results hold for generalized partial response channels of the form (again, has no roots on the unit circle). In order to facilitate timing and gain control algorithms, the only channel input sequences that need to be eliminated are those that have spectral energy at the frequencies where the channel has spectral nulls. In particular, for channels of the form , channel input sequences ( ) and ( ) with a spectral null at dc should be eliminated, where ( ) denotes the sequence that is obtained by periodically repeating the string , e.g.,
. The well-known -constraint limits the maximum length of zeros at the input of the precoder to or equivalently limits the length of channel input patterns of type ( ), ( ) to (note that an MTR( ) constraint becomes a -constraint under binary complementation). We use the notation to denote the constraint that is simultaneously and constrained (and likewise to denote the associated constraint at the partial response channel input). Typically, needs to be small (on the order of 1, 2, 3, or 4) in order to have any significant effect, but can be much greater (on the order of 10 to 15 or even larger).
Similarly, it can readily be seen that for an arbitrary channel polynomial that has spectral nulls at dc and the Nyquist frequency, the channel input sequences ( ) and ( ) with a spectral line at the Nyquist frequency should also be eliminated. For example, for channel polynomials of the form , the channel input sequences ( ), ( ) with a spectral line at dc together with the sequences ( ), ( ) with a spectral line at the Nyquist frequency should be eliminated. The well-known -constraint (which is simply a -constraint in this context) limits the maximum length of zeros at the input of the precoder to or equivalently limits the maximum length of channel input patterns of all four types ( ), ( ), ( ), and ( ) to . Another desirable code property is the elimination of quasi-catastrophic error propagation that is inherent in maximum-likelihood sequence detection for partial response channels with spectral nulls [21] . This property allows a reduction of the path memory size of the sequence detector without degrading its bit error rate performance. Quasi-catastrophic error propagation is avoided by eliminating channel-input error sequences that have spectral energy only at those frequencies where the channel has spectral nulls. For channels of the form , , the -constraint at the input of a precoder is sufficient to eliminate quasi-catastrophic error propagation, because it limits the maximum length of channel-input error patterns of type ( ), ( ) to . For channels of the form , it can readily be seen that it is necessary and sufficient to limit the maximum length of channel-input error patterns of the type ( ), ( ), ( ), ( ), ( ), ( ), ( ), ( ). In general, these channel-input patterns exhaustively characterize the undesired quasi-catastrophic sequences for arbitrary channel polynomials of the form , where (see also [15] ). The well-known -constraint at the input of a precoder limits the maximum length of channel-input error patterns of type ( ), ( ), ( ), ( ) to and of type ( ), ( )
. Note that an additional -constraint, , further reduces the maximum length of error patterns of type ( ), ( ), ( )
III. QUASI-CATASTROPHIC ERROR PROPAGATION FOR MTR CONSTRAINTS
In general, MTR( ) codes do not avoid quasi-catastrophic error propagation in sequence detectors for partial response channels with spectral nulls both at dc and the Nyquist frequency. The -constraint avoids channel-input error sequences that have spectral energy only at dc, whereas the -constraint avoids channel-input error sequences that have spectral energy only at the Nyquist frequency. Therefore, an additional constraint is needed to limit the maximum length of channel-input error sequences of type ( ), ( ), ( ), ( ) that have spectral energy both at dc and at the Nyquist frequency. In the remainder of the paper, we will concentrate on channel polynomials of the form , which contain spectral nulls at these two frequencies.
A parameter that is closely related to the truncation depth of the trellis is the maximum number of branches associated with two distinct trellis paths that have the same sequence of output labels and, therefore, accumulate zero distance. We define the maximum run of accumulated zero-distance as (1) where is the channel-output error sequence withtransform [16] . We emphasize that should be a valid channel input sequence, whereas can be a sequence that corresponds to any trellis path. Clearly, the sequence detector suffers from quasi-catastrophic error propagation if . In practical systems, is usually a small number. For example, it can readily be verified that for ( )-constrained NPML systems, . A value of on the order of 20 to 30 can be effective for limiting quasi-catastrophic error propagation with modest additional complexity.
The and constraints of an MTR code ensure that the length of the channel-input error patterns of type ( ), ( ), ( ), ( ) is at most ; thus, a finite maximum length of channel-input error patterns of type ( ), ( ), ( ), ( ) is necessary and sufficient to guarantee a finite and to render the code nonquasi-catastrophic.
Definition: The output sequence of an encoder satisfies a twins constraint, also referred to as a -constraint, if it does not allow consecutive pairs of zeros or ones ("twins") that are the binary complement of an allowable string at the output of the inverse precoder ( ). For example, if the string 001100111100 is allowable at the inverse precoder output, i.e., its precoded version is an allowable string on the trellis, and , then the complement 110011000011 is forbidden at the encoder output. This additional -constraint on the MTR encoded sequences ensures a finite maximum run of accumulated zero-distance, which implies no quasi-catastrophic error propagation. The reader may verify that a twins constraint, together with a and constraint, leads to a maximum run of accumulated zero-distance . The twins constraint can be characterized by a finite set of forbidden strings and is therefore a system of finite type [11] (as are other widely used constraints in magnetic recording, such as RLL( ), PRML( ), and MTR( ) constraints); such systems tend to be more amenable to good code construction.
Note: The definition of a twins constraint requires a specification of a detector trellis; in particular, the twins constraint, by itself, does not in general specify a constrained system of sequences.
A. Twins Constraint for Unconstrained Trellis
If sequence detection is performed on an unconstrained generalized partial response trellis, the set of valid sequences at the inverse precoder output is the set of all binary sequences, i.e.,
. In this case, the -constraint must forbid all possible consecutive pairs of zeros or ones at the MTR encoder output; we use the notation to denote this twins constraint that is also simultaneously and constrained. For example, the string 1100110011 would be allowed if , whereas it would be forbidden, if . Therefore, the -constraint for unconstrained detector trellises implies an upper bound of on the and constraints, i.e., and . Consistent with our earlier notation, we use to denote the corresponding constraint at the partial response channel input.
A finite-state transition diagram (FSTD) is a useful way to represent a constraint. Such a diagram consists of states (or vertices) and labeled, directed transitions between states such that the allowable constrained sequences are precisely the sequences obtained by traversing paths of the diagram. The FSTD is called deterministic if at each state, all outgoing transitions have distinct labels. For instance, the MTR( ) and MTR( ) constraints are presented by deterministic FSTDs in Fig. 2 , and the MTR( ) constraint is presented by a deterministic FSTD in Fig. 3 . For the constraint, a deterministic FSTD is described as follows.
We label the states of this FSTD with pairs , where is the runlength of ones ending at the current state, is the runlength of zeros ending at the current state, and is the runlength of binary sequences of type or ending at the current state [22] . For example, 10001111 leads to the state (4, 6), whereas 100011110 leads to the state ( 1, 7), indicating that there is a transition from the state (4, 6) to the state ( 1, 7) labeled 0. The set of vertices associated with this FSTD lies on an integer lattice and can be described by the union of two sets (2) 
For
, the total number of states is then given by 
B. Twins Constraint for -Constrained Trellis
For channels with memory , the -constraint can readily be incorporated into the detector to reduce the number of states or branches in the trellis, and to increase the maximum possible code rate by allowing new potential code sequences that were forbidden in . Fig. 5 illustrates in a Venn diagram, where the set members are sequences, the relationship between the various constrained systems as seen at the partial response channel input and the sequence detector output. Assuming an unconstrained trellis, we have the partial response channel input sequences , represented by the innermost solid circle, and the detector output sequences represented by the outermost solid circle. This corresponds to the case studied in the previous section. By incorporating the -constraint into the trellis of the sequence detector, we effectively constrain the possible detector output sequences to represented by the outermost dashed circle. Thus, new potential encoder output sequences represented by the area between the innermost solid and innermost dashed circles are allowed. We denote the constraint defined by the innermost dashed circle by , with the corresponding constraint prior to precoding denoted by . Note that the set difference consists of all sequences that satisfy the MTR( ) constraint and contain a string of at least pairs of zeros or ones but whose complement violates the MTR( ) constraint. Note that for or , any -constrained sequence consisting of consecutive pairs of zeros or ones and whose binary complement is also -constrained must consist of an alternating string of 00 and 11, and so simply requires that the maximum length of a string of the form 00110011 or 11001100 be (in addition to the constraint). For the constraint, a deterministic FSTD is described as follows. The set of vertices for this FSTD lies again on an integer lattice and can be described as the union of three sets (we consider only the case )
For , the total number of states can be computed using the formula (6) . The set of states that are arranged in a vertical line corresponding to a fixed in Fig. 4 collapse into a single state in Fig. 6 . An alternative approach to constructing equivalent FSTDs for and , which track the run of all four phases of patterns of type (0011) arriving at a state, has been taken in [16] . A special case of the constrained system described in (5)- (7) has been used in [8] and [14] to eliminate period-4 quasi-catastrophic sequences of type (0011) at the input of the precoder for E PR4 and modified E PR4 systems. Note, though, that for , these sequences are not necessarily periodic as claimed in [8] .
IV. CAPACITY OF MTR CONSTRAINTS
The capacity of a constrained system represents the maximum achievable code rate of an encoder generating sequences from . It is given by Cap , where is the largest real eigenvalue of the adjacency matrix associated with a deterministic FSTD that presents [1] , [11] , [23] . For instance
Cap Cap Cap
For an MTR constraint , the adjacency matrix, and therefore the capacity, can be computed from (2) and (4). Tables I-III list the capacity of various constraints for , 3, and 4 by truncating the numbers after the sixth digit following the decimal point. We remark that for reasons of symmetry, the capacity of the constrained system is equal to the capacity of the constrained system . Tables IV-VI list the capacity of  MTR constraints for , 3 and 4 by truncating the numbers after the sixth digit following the decimal point.
It is not hard to show that
Cap Cap
Thus, also
Cap Cap denote the set of all allowable sequences after mapping the binary outputs of the precoder applied to into bipolar symbols. Thus, both and pertain to bipolar sequences at the input to the generalized partial response channel. The following proposition [22] states that the constraints are a subclass of the constraints. Proposition:
. Proof: The precoder following the ( ) encoder can be represented as the serial concatenation of two precoders, as shown in Fig. 7 . The -constraint translates into the -constraint, , as well as the -constraint, , at the output of the first precoder. It can readily be shown that the -constraint at the output of the ( ) encoder translates into the -constraint,
, at the output of the first precoder. Therefore, the ( )-constrained system is identical to the MTR-constrained system . Q.E.D. As the capacity of a constrained system is not affected by an invertible rate-1 code (such as a precoder), we conclude the following.
Corollary: Cap Cap . This result is consistent with computed capacities (compare the capacity of the ( ) constraint (see, e.g., [24] ) with the capacity of the corresponding MTR constraint in Tables I-III) .
The connection between ( ) and MTR constraints suggests a new approach for constructing a ( ) code that employs the precoder instead of the commonly used precoder. For example, it is well known that a rate-8/9
code can be implemented as a block code because a list of 272 freely concatenatable codewords exists [5] . An alternative code construction methodology would be to use a code associated with a Fig. 7 shows that the block code in [5] combined with the precoder results in a two-state code; the corresponding block decoder combined with the inverse precoder leads to a sliding-block decoder with a ten-bit window. Now, a rate-8/9
block code does not exist because the maximum number of freely concatenatable nine-bit codewords for this constraint turns out to be only 232 (see the procedure, due to Freiman and Wyner, for computing the maximum size of such a set of codewords in [23] ). However, we can construct a rate-8/9
sixstate code that is block-decodable. Although such a code is more complicated than is the well-known rate-8/9 block code, it may have a slight advantage described as follows.
In partial response channels, an isolated error in the detector output is among the most common error events. For the standard code, such an event generates an error of the form 101 after inverse-precoding, and such an event can span two codewords (and, therefore, two user bytes) with a probability of 2/9. On the other hand, for the alternative code, the isolated error generates an error of the form 11 after inverse-precoding, and such an event can span two MTR codewords (and, therefore, two user bytes) with a probability of only 1/9. Of course, how much this would affect the ultimate user byte error rate would depend on the details of the data-to-codeword assignment.
VI. CODE DESIGN METHODOLOGIES I: BLOCK CODES, LOOK-AHEAD CODING, AND SUBSTITUTION RULES
The techniques of look-ahead coding and violation detection combined with substitution have been successfully applied in the past to design efficient constrained codes such as RLL( ) codes [25] , [33] , MTR( ) codes [26] , and PRML( ) codes [27] . The MTR code design methodologies presented in this section are based on the use of the state transition diagrams for MTR constraints and the application of the look-ahead coding technique and violation detection combined with substitution. The encoders and decoders designed using these methodologies are usually both of sliding-block type. As high-rate codes for partial response channels reduce the performance penalty associated with the rate loss, we emphasize the design of high-rate MTR codes that can efficiently be implemented using Boolean logic.
The first code design example improves the parameters of the rate-6/7 code detailed in [26] . Specifically, is reduced from eight to seven while ensuring that the code is not quasi-catastrophic. Two modified versions of the rate-6/7 code are then used in conjunction with a rate-4/5 code to construct a rate-16/19 partitioned-block code that is amenable to efficient Boolean implementation. A further increase in code rate is achieved by relaxing the constraint. A rate-16/17 block code that satisfies a time-varying MTR constraint [14] 
A. Rate-6/7 MTR Look-Ahead Code
A set of 57 potential codewords is generated by starting in state two in Fig. 2(a) and making seven transitions such that states one or two are the terminal states. This set of 57 codewords can be freely concatenated to obtain sequences that satisfy the constraint. This set of 57 codewords is aug- mented by 11 seven-bit codewords that are generated by starting in state two and ending in state three. The first two bits of the 11 codewords are either 00 or 01 or 10, and the last three bits of the 11 codewords are always 011. In hexadecimal format, the 11 codewords are 03,0B,13,23,43,1B,2B,4B,33,53,5B. In this way, a total of 68 potential codewords is obtained. The codewords 00,01,40,33 are discarded to arrive at a rate-6/7 block code. Concatenating freely any of the 64 codewords from the above list would give rise to sequences that occasionally violate the constraint at codeword boundaries. Furthermore, the maximum zero run length is . The substitutions given in Table VII avoid the violation of the constraint at codeword boundaries and reduce to 7. Note that the commas in Table VII indicate codeword boundaries. The decoder resolves these substitutions by looking two bits forward and three bits backward; i.e., the window size for the sliding-block decoder is 12. The worst case for the constraint that limits the path memory happens when the string 10011, 0011001, 1001100, 1 occurs; i.e., we have . The sliding-block encoder and the sliding-block decoder can be implemented with very few logic gates and the complexity of the Boolean implementation is similar to the one detailed in [26] .
B. Rate-16/19 MTR
Block Code Fig. 8 shows the partitioned-block structure of the encoder for the rate-16/19 MTR block code. The rate-16/19 block code is composed of three subcodes that are described in the following. The first rate-6/7 subcode is a block code that is defined by discarding the set of four codewords 00,01,4C,33 from the initial list of 68 potential codewords that were initially available for the rate-6/7 block code discussed in the previous subsection. The second rate-6/7 subcode is a two-state code where the last bit of the 7-bit codeword of the first rate-6/7 subcode determines the current state . There are 62 state-independent codewords obtained from the same initial list of 68 codewords by discarding the set of six codewords 00,4C,33,19,56,06. One of the remaining two state-dependent codewords is 56 if or 33 if . The other state-dependent codeword is 4C if or 06 if . Finally, the third rate-4/5 subcode is a block code that is obtained in the following way. A total of 17 potential codewords can be generated by starting in state two in Fig. 2(a) , making five transitions and ending in state one or two. In hexadecimal format, these codewords are 00,01,02,04,05,06,08,09,0A,0C,0D,10,11,12,14,15,16. Out of these 17 codewords, 00 is discarded to obtain the rate-4/5 block code, a list of 16 codewords.
All codewords of the first rate-6/7 subcode cannot start with 11, and all codewords of the third rate-4/5 subcode cannot end with 11. Therefore, violation of the constraint at the boundaries of 19-bit codewords is not possible. However, violations could occur at the boundary between two seven-bit codewords or between a seven-bit codeword and a five-bit codeword that follows it. The substitutions in Tables VIII and IX ensure  that violations of the constraint are not present after the substitutions. Furthermore, they reduce and to shorten the path memory and aid timing recovery and gain control. The substitution operations associated with Tables VIII and IX can be regarded as a rate-7/7 and a rate-10/10 block code, respectively.
This code satisfies the constraint. The efficiency of a code is defined as the ratio of the code rate Table IV , the capacity associated with these constraints is approximately 0.8771, resulting in an efficiency of 96.01%. The main feature of this code is the partitioned-block structure, which allows a relatively simple Boolean implementation for the encoder and the decoder. Fig. 8 depicts the decoder for the rate-16/19 MTR block code. The decoder performs a one-to-one mapping from the set of all allowable 19-bit words into the set of 16-bit data words. After detecting violations, i.e., and/or , the decoder performs inverse substitution using Tables VIII and IX. Following the operation of inverse substitution, three decoders perform block decoding.
A rate-16/19 MTR block code does exist [7] . However, this code is not a partitioned-block code and is therefore not amenable to efficient Boolean implementation.
C. Rate-16/17 MTR Look-Ahead Code
A rate-16/17 block code exists [14] that satisfies the constraint uniformly except at the border of two 17-bit codewords where the constraint is relaxed to . We refer to this special time-varying -constraint (with period 17) as the mod 17 constraint. A total of potential codewords can be generated by starting in state two in Fig. 2(b) , making 17 transitions and terminating in states one, two, or three. Among these codewords, 199 codewords begin or end with ten zeros. After discarding these codewords and 17 more codewords that start with the first 15 bits of one of the strings (1001) or (0110) or (0011) or (1100) or end with the first 16 bits of one of the strings (1001) or (0110) or (0011) or (1100), a set of 65 537 codewords is obtained that can be freely concatenated without violating the constraints , , and . This rate-16/17 block code can be used to construct a look-ahead code. Fig. 9 shows a possible implementation of the rate-16/17 look-ahead code. The rate-16/17 block encoder generates a 17-bit codeword that depends solely on the 16 bits at its input. Using one codeword look-ahead, the 17-bit output window of the block encoder is shifted by 13 time periods to the left. Violations in these shifted encoder output window are detected and replaced by the strings given in Table X. In the absence of any violation, no replacement is made. The substitution operation is a one-to-one mapping and can be regarded as a rate-17/17 block code. However, the domain for this mapping is only a subset of the set of all 17-bit strings. The decoder first performs inverse substitution by detecting violations, i.e., raising a flag whenever 17-bit strings at the input of the decoder end with 01110 or 01110xxx, where xxx stands for the unknown last three bits. The inverse substitution operation can be again regarded as a rate-17/17 block code. Using one codeword look-ahead, the 17-bit output window after inverse substitution is shifted by four time periods to the left. The decoder then maps the shifted 17-bit words into the original 16-bit words by using the inverse of the one-to-one mapping that has been used by the rate-16/17 block code. The code that is obtained this way satisfies the constraint . The capacity of the constraint is approximately 0.9466. The efficiency of the code is therefore 99.42%. A similar look-ahead code has been independently constructed in [14] .
D. Time-Varying MTR Codes
MTR codes [7] and time-varying MTR codes [8] , [9] , i.e., MTR codes that do not allow three consecutive transitions to appear in any two encoded sequences at positions offset by one symbol, have the interesting property of eliminating many error events, including all error events of the type , and so on. These error events correspond to mistaking the polarity of an alternating write current for three or more channel symbol intervals. However, the distance gain by eliminating these error events is offset by a significant rate loss penalty. For example, the capacity of the mod 2 MTR constraint (with period 2) is approximately 0.9162 [8] .
It has been observed that for the Lorentzian recording model and NPML detection, the most dominant error events are and (see, e.g., [10] ). An alternative coding strategy is therefore to allow the error event to occur and to eliminate all other error events that correspond to mistaking the polarity of an alternating write current for four or more channel symbol intervals. In this way, higher rate codes can be constructed, thereby reducing the signal-to-noise ratio (SNR) penalty due to rate loss. We next introduce time-varying MTR codes that do not allow four consecutive transitions to appear in any two encoded sequences at positions offset by one symbol. As one particular example, Fig. 10 shows the section of the code trellis corresponding to two symbol intervals of a mod 2 MTR (with period 2) constraint and the corresponding adjacency matrix. The capacity associated with this constraint is approximately 0.9613, allowing the construction of rate-24/25 time-varying MTR codes. Note that the capacity of MTR is approximately 0.9752. Another example in this new class of codes is the mod 17 MTR constraint (with period 17) that gives rise to the rate-16/17 block code that allows four consecutive transitions to occur only at codeword boundaries, as was discussed in the previous section.
E. Rate-8/10 MTR Block Code that Avoids Colliding Dibits
By a dibit (or tribit), we mean two (or three) consecutive magnetic transitions. Prior to -precoding, this is equivalent to two (or three) consecutive ones: 11 (or 111). So, an 
MTR
code is precisely the same as a code that forbids tribits. Thus, in a typical coded MTR sequence, we may have numerous dibits but no tribits.
The closest appearance of two dibits in such a code would occur when there is only one intervening 0: 11011. We call such a pattern a "colliding dibit" for the following reason. In very high-density magnetic recording, write precompensation schemes are used to mitigate the problem of nonlinear transition shift, a deleterious effect of intersymbol interference. One particular scheme [28] would adjust the writing of the string 11011 such that the two dibits collide (more precisely, such that the second transition of the first dibit collides with the first transition of the second dibit) and, therefore, cannot be resolved upon reading; the situation is even worse if there are tribits. Thus, for such a scheme, it is desirable to encode the data to prohibit colliding dibits, in addition to satisfying the MTR constraint, equivalently to prohibit the two strings: 111 and 11011. We denote this constraint by , where in general denotes the minimum number of intervening zeros between two appearances of 11 [similarly, we have the constraints , , and ]. A deterministic FSTD for is shown in Fig. 11 . The capacity of the constraint is approximately 0.8579.
A very simple rate 8 : 10 block code for can be constructed as follows. There are a total of 299 potential codewords of length 10 that can be generated by starting at state two in Fig.11 , and ending at states one, two, or four. The sequences obtained by concatenating these words satisfy the constraint. In this list of codewords, there are 19 words that begin or end with six zeros. Discarding these words, the resulting code achieves the constraint. Among the remaining 280 codewords, 23 begin with 1001100 or 0110011 or 0011001. Discarding these words, we are left with 257 codewords that (when freely concatenated) satisfy the constraint. Higher rate codes for this constraint do exist; for instance, in principle, a rate 6 : 7 code can be constructed (note that ), although it may be complicated; in Section VII-B, we will outline the construction of a rate- 16/19 finite-state code.
VII. CODE DESIGN METHODOLOGIES II: FINITE-STATE CODES VIA STATE SPLITTING
The state-splitting algorithm is a method of constructing finite-state modulation encoders that have high efficiency, limited decoder error propagation, and satisfy strong constraints. We refer the reader to [23, Section IV] for complete details of the algorithm, but for expository purposes, we give a brief summary here.
Given a constraint , the algorithm begins with a deterministic FSTD that presents (for the remainder of this paper, will denote an FSTD and not a -constraint). Given a desired code rate, Cap , we first construct an FSTD presenting , the version of the constraint where sequences are divided into nonoverlapping -tuples; in particular, the FSTD is labeled with binary -tuples. Then, states of are iteratively split in (perhaps several) rounds; within each round, a subset of states is split by partitioning outgoing edges from each element of , thereby creating descendants of each split state, and incoming edges are replicated to each descendant state. Ultimately, we arrive at an FSTD , which presents and contains a sub-FSTD such that each state of has at least outgoing edges. By deleting excess edges, we obtain an FSTD that presents a subsystem of and has exactly outgoing edges at each state. We obtain an encoder by "tagging" the outgoing edges of at each state with distinct binary -tuples; the tagging can be regarded as a data-to-codeword assignment.
Let denote the adjacency matrix of the FSTD . Then, is the adjacency matrix of . The state-splitting process is guided by a so-called approximate eigenvector, namely, a nonnegative integer vector , not identically 0, indexed by the states of the FSTD and satisfying the vector inequality (an algorithm due to Franaszek [29] (see also [23] ) can be applied to find an approximate eigenvector with minimal maximum entry). The entries of an approximate eigenvector are often called "weights." The idea is that beginning with the FSTD , ultimately, each state , with , is split into descendant states, each with weight 1. The final FSTD will then have an approximate eigenvector whose entries are zeros and ones. The subgraph is defined by the states of corresponding to states whose entries are 1; and then the encoder is defined by deleting excess edges and "tagging" the remaining edges with binary -tuples. This would appear to yield an encoder with states. However, typically, many states can be merged together resulting in a far simpler encoder; state merging is described as follows (the merging can take place before, during, or after splitting).
For a state in an FSTD, the follower set is the set of sequences that can be generated from state . Whenever (8) states and can be merged to form a new state that has the same follower set as without violating the constraint. Moreover, if and (9) then the new state inherits the common weight (i.e., the new FSTD formed by merging the two states has an approximate eigenvector obtained by copying all weights of unmerged states and using the common weight for the weight of the merged state). Also, if
and (10) then typically (though not always) state can be split into states, each of which merges into one of the states into which is split. Similar results hold for a chain of follower set inclusions involving more than two states.
The resulting code will be sliding-block-decodable with a window consisting of a certain number of blocks: blocks coming from the memory of the constraint (namely, the number of -bit blocks needed to determine a terminal state in the original FSTD), one block coming from the current block to be decoded and blocks of anticipation coming from the number of rounds of state splitting; hence, the total window size is blocks. But often we can arrange the data-to-codeword assignment in a sufficiently consistent way that the memory of the decoder is reduced to zero. Thus, it typically happens that if only one round of splitting is required to construct an encoder, the window of the decoder will consist of only blocks.
A. Rate-7/8 MTR Finite-State Code
Recall that the capacity of the MTR constraint is approximately 0.8791, which is just slightly above 7/8 = 0.875. Thus, it is possible to design a rate 7 : 8 MTR code. In fact, such a code can be designed by state splitting. Here, we outline the construction of such a code that also satisfies the constraint, has a sliding window decoder consisting of two eight-bit blocks, and has "reasonable" encoder and decoder complexity.
We begin the construction with the very simple deterministic FSTD [shown in Fig. 2(a) ] for the constraint, and then delete some excess words in order to impose the -and -constraint. The adjacency matrix for is For a rate 7 : 8 code, we need the adjacency matrix of the eighth power of The Franaszek algorithm yields as an -approximate eigenvector; i.e., (11) It turns out that we need only one round of splitting to construct an encoder according to the approximate eigenvector : the first state is split into six descendants, the second state into five descendants, and the third state into three descendants. Moreover, because of the containment relationship among the follower sets [this should be clear from Fig. 2(a) ], we can use (10) to merge three descendants of state three into three of the five descendants of state two, and the five descendants of state two into five of the six descendant states of state one. This yields an encoder with only six states. An application of the general result in [30, Corollary 1] reveals that this is the smallest number of encoder states possible for a rate 7 : 8 encoder into this constraint.
The memory of the constraint is only two bits (and, thus, at most one eight-bit block) long. As only one round of splitting is required, the decoder has a sliding window of at most blocks. But with care in the data-to-codeword assignment, the decoder memory can be reduced to zero, and so the decoder actually has a two-block sliding window. Moreover, the foregoing can still be carried out even with the deletion of the edge labeled 00000000 from state one to state one in (this reduces the (1, 1)-entry of from 81 to 80; we can verify that the inequality (11) still holds if the (1, 1)-matrix-entry is reduced to 80). It follows that the -constraint is at most 14. Moreover, by judicious selection of the set of edges to delete from the final split graph, we can limit the maximum number of alternating pairs of zeros and ones to . In this way, we arrive at a rate 7 : 8 encoder, which is sliding-block decodable with a sliding window equal to two blocks. Moreover, the complexity is reasonable. Using the data-to-codeword assignment heuristics in [31] and the Berkeley SIS logic synthesis program, we constructed such an encoder with approximately 400 multiple-input gates and a corresponding total of 1900 cells in CMOS 6SF. For this assignment, we divided the six states into two groups of three and defined the logic separately for each group. Further savings in logic may be obtained by sharing the logic across the groups. In particular, these estimates of the number of gates/cells should be regarded as rough upper bounds.
It may well be that even tighter -and -constraints can be enforced for MTR at rate 7 : 8 with reasonable complexity and error propagation. The capacity of MTR is still above 7/8, but such a code would probably be complicated. On the other hand, a reasonable state-splitting construction for a rate 7 : 8 MTR code is not out of the question. For such a code, we could begin with the 14-state FSTD for MTR , apply state-splitting and merging operations, and delete edges to enforce a -constraint. The Franaszek algorithm produces an approximate eigenvector of length 14 with maximum entry 6. Although a state-splitting construction based on such a vector may look complicated, it can be greatly simplified by the merging condition (9) . We illustrate a construction of this type in the next section.
B. Rate-16/19 MTR Finite-State Code that Avoids Colliding Dibits
Recall from Section VI-E the notion of an MTR constraint that also avoids colliding dibits, denoted , whose capacity is approximately 0.8579. In that section, we discussed the construction of a rate 8 : 10 block code, in fact a rate 8 : 10 block code. Here, we outline the construction of a higher rate finite-state code that satisfies . In order to control complexity as well as decoder error propagation, we make use of a time-varying version of the state-splitting algorithm, introduced in [32] . This technique yields a time-varying encoder in two alternating phases, one at rate 8 : 9 and the other at rate 8 : 10, for an overall rate of 16 : 19. As in the preceding example, we could begin with the very simple FSTD, shown in Fig. 11, for MTR , and then delete some excess words (after splitting) in order to enforce the -and -constraints. After an initial examination of capacities, we decided to apply a somewhat more aggressive -constraint and pursue a code, and so we begin with a deterministic FSTD for that constraint; this FSTD turns out to have 17 states.
From , we form the FSTD : this is a "two-phase" FSTD whose state set consists of two disjoint subsets, and , with all outgoing transitions from states in labeled with nine-bit blocks and ending at a state in , and all outgoing transitions from states in labeled with ten-bit blocks and ending at a state in ; we refer to the two phases as phase 0 and phase 1. All sequences obtained by traversing this FSTD (concatenating strings of alternating nine-bit and ten-bit blocks) satisfy the constraint. Letting denote the adjacency matrix of , we see that the adjacency matrix of is An approximate eigenvector is of the form, , where both and are vectors indexed by the states of and and Here, Franaszek's approximate eigenvector algorithm yields vectors and of length 17 with maximal entry 3 for and 4 for . Now, using the inclusion relationships among follower sets and the merging condition (9), states of can be merged into a new two-phase FSTD with corresponding approximate eigenvector , where has length 5 and maximal entry 3 and has length 7 and maximal entry 4. For instance, for phase 0, it turns out that all states with weight (i.e., -entry) equal to 3 form a chain of follower set inclusions and, hence, can be merged to a state that still has weight 3, whereas the states with weight equal to 2 do not form a chain of follower set inclusions; they break up into two groups that do and, hence, yield two merged states, both with weight 2. The situation is analogous for states with weight 1.
It then turns out that we can split in one round to obtain a new FSTD with an approximate eigenvector having only 0,1 entries; upon merging states of , we obtain a new two-phase FSTD with only three states in phase 0 and only four states in phase 1 (this merging is accomplished using not only the inclusion relationships among the follower sets, but also intersections of follower sets). After tagging all edges with eight-bit input labels, we obtain a time-varying encoder that alternates between the two phases, one at rate 8 : 9 and the other at rate 8 : 10, as desired. This encoder satisfies the constraint and has two phases (three encoder states in phase 0: the 8 : 9 phase, and four encoder states in phase 1: the 8 : 10 phase); as in the preceding example, excess edges can be deleted to enforce a -constraint, in fact the encoder satisfies the constraint, and the edges can be endowed with input tags such that the window of the sliding-block decoder consists of only two blocks (in a time-varying way, alternately a nine-bit code block followed by a ten-bit code block and a ten-bit code block followed by a nine-bit code block). Again, using the heuristics in [31] and the Berkeley SIS logic synthesis program, we obtain an encoder with approximately 250 (or 350) multiple-input gates in phase 0 (or 1), corresponding to approximately 1250 (or 1750) cells in CMOS6SF. Again, these estimates should be regarded as rough upper bounds.
Finally, we remark that there are tradeoffs between the -and -constraints for MTR codes. For instance, we can obtain a rate 16 : 19 code similar to the one discussed in this section with reduced from 15 to 11 at the expense of increasing from 13 to 16.
VIII. CONCLUSION
MTR codes that avoid quasi-catastrophic error propagation in sequence detectors for generalized partial response channels with spectral nulls at dc and the Nyquist frequency have been presented. The codes satisfy an additional new constraint, which we call the twins constraint, to eliminate quasi-catastrophic error propagation. The twins constraint for unconstrained and -constrained sequence detectors has been studied in detail. MTR constraints in conjunction with the twins constraint have been characterized using deterministic FSTDs. The capacity of this extended class of MTR constraints was computed. The introduction of the twins constraint coupled with the observation that the precoder can be represented by the cascade of two precoders revealed a connection between ( ) and MTR constraints. Specifically, it has been shown that -precoded ( ) constraints are a subclass of -precoded constraints. The link between and ( ) constraints provides a new methodology for constructing -precoded codes that constrain the input of the partial response channel in the same manner as -precoded ( ) codes. Finally, the methods of state splitting and look-ahead coding in combination with violation detection/substitution have been applied to the construction of MTR codes for digital data storage. Design examples for high-rate MTR codes that minimize rate loss have been emphasized. The use of performance-enhancing MTR codes in high-density magnetic recording is a promising approach for providing high data reliability with low implementation complexity.
